We are also given the following instruction sequence for our 5-stage mips pipeline: add r5, r2, r1 sw r5, 32(r1) sub r3, r5, r0 how many stalls are required after the add instruction?